top

  Info

  • Utilizzare la checkbox di selezione a fianco di ciascun documento per attivare le funzionalità di stampa, invio email, download nei formati disponibili del (i) record.

  Info

  • Utilizzare questo link per rimuovere la selezione effettuata.
Language and automata theory and applications : 6th International Conference, LATA 2012, A Coruña, Spain, March 5-9, 2012. Proceedings / Adrian-Horia Dediu, Carlos Martín-Vide (eds.).
Language and automata theory and applications : 6th International Conference, LATA 2012, A Coruña, Spain, March 5-9, 2012. Proceedings / Adrian-Horia Dediu, Carlos Martín-Vide (eds.).
Creatore [LATA (Conference) (6th : 2012 : La Coruña, Spain)]
Estensione 1 online resource (xiv, 552 pages).
Disciplina 004
Accesso persona Horia Dediu, Adrian
Martín Vide, Carlos
Genere/Forma Electronic books
Conference papers and proceedings
Soggetto non controllato Computer science
Computer software
Logic design
Artificial intelligence
Computation by Abstract Devices
Mathematical Logic and Formal Languages
Algorithm Analysis and Problem Complexity
Artificial Intelligence (incl. Robotics)
Logics and Meanings of Programs
Computer Appl. in Social and Behavioral Sciences
ISBN 9783642283321
3642283322
9783642283314
Formato Materiale a stampa
Livello bibliografico Monografia
Lingua di pubblicazione eng
Record Nr. NYU-004374448
[LATA (Conference) (6th : 2012 : La Coruña, Spain)]  
Materiale a stampa
Lo trovi qui: New York University
Logic circuit design : selected methods / Shimon P. Vingron
Logic circuit design : selected methods / Shimon P. Vingron
Creatore [Vingron, Shimon Peter, 1936-]
Estensione 1 online resource (xiv, 258 pages)
Disciplina 621.39/5
Genere/Forma Electronic books
Soggetto non controllato Engineering
Logic design
Mathematics
Systems engineering
Circuits and Systems
Electronic Circuits and Devices
Information and Communication, Circuits
ISBN 9783642276576
3642276571
9783642276569
Formato Materiale a stampa
Livello bibliografico Monografia
Lingua di pubblicazione eng
Nota di contenuto pt. 1. Combinational Circuits -- Logic Variables and Events -- Switching Devices -- Elementary Logic Functions -- Normal Forms -- Karnaugh Maps -- Adjacency and Consensus -- Algebraic Minimisation -- Design by Composition -- pt. 2. Latches -- Basic Theory of Latches -- Designing Feedback Latches -- Elementary Latches -- Latch Composition -- pt. 3. Asynchronous Circuits -- Word-Recognition Tree -- Huffman's Flow Table -- State-Encoding by Iterative Catenation -- Circuit Analysis -- State Reduction -- Verifying a Logic Design.
Record Nr. NYU-004374746
[Vingron, Shimon Peter, 1936-]  
Materiale a stampa
Lo trovi qui: New York University
Reversible computation : third International Workshop, RC 2011, Gent, Belgium, July 4-5, 2011. Revised Papers / Alexis de Vos, Robert Wille (eds.).
Reversible computation : third International Workshop, RC 2011, Gent, Belgium, July 4-5, 2011. Revised Papers / Alexis de Vos, Robert Wille (eds.).
Creatore [RC (Workshop : Reversible computation) (3rd : 2011 : Ghent, Belgium)]
Estensione 1 online resource (vii, 122 pages).
Disciplina 005.13/1
Accesso persona Vos, Alexis de.
Wille, Robert
Genere/Forma Electronic books
Conference papers and proceedings
Soggetto non controllato Computer science
Computer Communication Networks
Software engineering
Computer software
Logic design
Logics and Meanings of Programs
Algorithm Analysis and Problem Complexity
Programming Languages, Compilers, Interpreters
Mathematical Logic and Formal Languages
ISBN 9783642295171
3642295177
3642295169
9783642295164
Formato Materiale a stampa
Livello bibliografico Monografia
Lingua di pubblicazione eng
Nota di contenuto Time complexity of tape reduction for reversible Turing machines / Holger Bock Axelsen -- Towards a reversible functional language / Tetsuo Yokoyama, Holger Bock Axelsen and Robert Glück -- A reversible processor architecture and its reversible logic design / Michael Kirkedal Thomsen, Holger Bock Axelsen and Robert Glück -- Optimization of reversible circuits using reconfigured templates / Md. Mazder Rahman, Gerhard W. Dueck and Anindita Banerjee -- Hybrid GF(2) -- Boolean expressions .for quantum computing circuits / Claudio Moraga -- RevKit : an open source toolkit for the design of reversible circuits / Mathias Soeken, Stefan Frehse, Robert Wille and Rolf Drechsler -- Transforming MCT circuits to NCVW circuits / Zahra Sasanian and D. Michael Miller -- Changing the gate order for optimal LNN conversion / Atsushi Matsuo and Shigeru Yamashita -- Towards the limits of cascaded reversible (quantum-inspired) circuits / Stéphane Burignat, Mariusz Olczak, Michał Klimczak and Alexis De Vos -- Interfacing reversible pass-transistor CMOS chips with conventional restoring CMOS circuits / Stéphane Burignat, Michael Kirkedal Thomsen, Michał Klimczak, Mariusz Olczak and Alexis De Vos.
Record Nr. NYU-004374968
[RC (Workshop : Reversible computation) (3rd : 2011 : Ghent, Belgium)]  
Materiale a stampa
Lo trovi qui: New York University
Model checking software : 20th International Symposium, SPIN 2013, Stony Brook, NY, USA, July 8-9, 2013. Proceedings / Ezio Bartocci, C.R. Ramakrishnan (eds.).
Model checking software : 20th International Symposium, SPIN 2013, Stony Brook, NY, USA, July 8-9, 2013. Proceedings / Ezio Bartocci, C.R. Ramakrishnan (eds.).
Creatore [International SPIN Workshop (20th : 2013 : Stony Brook, N.Y.)]
Estensione 1 online resource (x, 375 pages) : illustrations (black and white).
Disciplina 005.1/4
Accesso persona Bartocci, Ezio (Computer scientist), editor
Ramakrishnan, C. R., editor.
Genere/Forma Congresses
Electronic books
Conference papers and proceedings
Soggetto non controllato Computer science
Software engineering
Logic design
Programming Languages, Compilers, Interpreters
Logics and Meanings of Programs
ISBN 9783642391767
3642391761
9783642391750
Formato Materiale a stampa
Livello bibliografico Monografia
Lingua di pubblicazione eng
Nota di contenuto Reuse of Verification Results / Dirk Beyer, Philipp Wendler -- Proving Properties of Concurrent Programs / Gerard J. Holzmann -- Verifying a Quantitative Relaxation of Linearizability via Refinement / Kiran Adhikari [and others] -- A Map-Reduce Parallel Approach to Automatic Synthesis of Control Software / Vadim Alimguzhin [and others] -- On-the-Fly Control Software Synthesis / Vadim Alimguzhin [and others] -- Compositional Approach to Suspension and Other Improvements to LTL Translation / Tomáš Babiak, Thomas Badie, Alexandre Duret-Lutz -- Regression Verification Using Impact Summaries / John Backes [and others] -- Abstraction-Based Guided Search for Hybrid Systems / Sergiy Bogomolov [and others] -- Probabilistic Verification of Coordinated Multi-robot Missions / Sagar Chaki, Joseph Andrew Giampapa -- Synthesizing Controllers for Automation Tasks with Performance Guarantees / Chih-Hong Cheng, Michael Geisinger, Christian Buckl -- Specification and Validation of Link Reversal Routing via Graph Transformations / Giorgio Delzanno, Riccardo Traverso -- Local Model Checking of Weighted CTL with Upper-Bound Constraints / Jonas Finnemann Jensen, Kim Guldstrand Larsen, Jiří Srba -- COMPLeTe -- A COMmunication Protocol vaLidation Toolchain / Sven Gröning, Christopher Rosas, Christian Wietfeld -- Towards Modeling and Model Checking Fault-Tolerant Distributed Algorithms / Annu John [and others] -- Guard-Based Partial-Order Reduction / Alfons Laarman [and others] -- On the Synergy of Probabilistic Causality Computation and Causality Checking / Florian Leitner-Fischer, Stefan Leue -- Mining Sequential Patterns to Explain Concurrent Counterexamples / Stefan Leue, Mitra Tabaei Befrouei -- Automatic Equivalence Checking of UF+IA Programs / Nuno P. Lopes, José Monteiro -- Expression Reduction from Programs in a Symbolic Binary Executor / Anthony Romano, Dawson Engler -- Model Checking Unbounded Concurrent Lists / Divjyot Sethi, Muralidhar Talupur, Sharad Malik -- Property-Driven Benchmark Generation / Bernhard Steffen, Malte Isberner, Stefan Naujokat -- Error-Completion in Interface Theories / Stavros Tripakis [and others].
Record Nr. NYU-004402543
[International SPIN Workshop (20th : 2013 : Stony Brook, N.Y.)]  
Materiale a stampa
Lo trovi qui: New York University
Inductive logic programming : 22nd International Conference, ILP 2012, Dubrovnik, Croatia, September 17-19, 2012 : revised selected papers / Fabrizio Riguzzi, Filip Železný (eds.).
Inductive logic programming : 22nd International Conference, ILP 2012, Dubrovnik, Croatia, September 17-19, 2012 : revised selected papers / Fabrizio Riguzzi, Filip Železný (eds.).
Creatore [ILP (Conference) (22nd : 2012 : Dubrovnik, Croatia)]
Estensione 1 online resource (x, 272 pages) : illustrations.
Disciplina 005.1/15
Accesso persona Riguzzi, Fabrizio
Železný, Filip
Genere/Forma Congresses
Electronic books
Conference papers and proceedings
Soggetto non controllato Computer science
Logic design
Artificial intelligence
Mathematical Logic and Formal Languages
Programming Techniques
Logics and Meanings of Programs
Computation by Abstract Devices
ISBN 9783642388125
3642388124
9783642388118
Formato Materiale a stampa
Livello bibliografico Monografia
Lingua di pubblicazione eng
Nota di contenuto A Relational Approach to Tool-Use Learning in Robots / Solly Brown, Claude Sammut -- A Refinement Operator for Inducing Threaded-Variable Clauses / Angelos Charalambidis, Stasinos Konstantopoulos -- Propositionalisation of Continuous Attributes beyond Simple Aggregation / Soufiane El Jelali, Agnès Braud, Nicolas Lachiche -- Topic Models with Relational Features for Drug Design / Tanveer A. Faruquie, Ashwin Srinivasan, Ross D. King -- Pairwise Markov Logic / Daan Fierens, Kristian Kersting, Jesse Davis, Jian Chen -- Evaluating Inference Algorithms for the Prolog Factor Language / Tiago Gomes, Vítor Santos Costa -- Polynomial Time Pattern Matching Algorithm for Ordered Graph Patterns / Takahiro Hino, Yusuke Suzuki, Tomoyuki Uchida, Yuko Itokawa -- Fast Parameter Learning for Markov Logic Networks Using Bayes Nets / Hassan Khosravi -- Bounded Least General Generalization / Ondřej Kuželka, Andrea Szabóová, Filip Železný -- Itemset-Based Variable Construction in Multi-relational Supervised Learning / Dhafer Lahbib, Marc Boullé, Dominique Laurent -- A Declarative Modeling Language for Concept Learning in Description Logics / Francesca Alessandra Lisi -- Identifying Driver's Cognitive Load Using Inductive Logic Programming / Fumio Mizoguchi, Hayato Ohwada, Hiroyuki Nishiyama -- Opening Doors: An Initial SRL Approach / Bogdan Moldovan, Laura Antanas, McElory Hoffmann -- Probing the Space of Optimal Markov Logic Networks for Sequence Labeling / Naveen Nair, Ajay Nagesh, Ganesh Ramakrishnan -- What Kinds of Relational Features Are Useful for Statistical Learning? / Amrita Saha, Ashwin Srinivasan, Ganesh Ramakrishnan -- Learning Dishonesty / Chiaki Sakama -- Heuristic Inverse Subsumption in Full-Clausal Theories / Yoshitaka Yamamoto, Katsumi Inoue, Koji Iwanuma -- Learning Unordered Tree Contraction Patterns in Polynomial Time / Yuta Yoshimura, Takayoshi Shoudai.
Record Nr. NYU-004402657
[ILP (Conference) (22nd : 2012 : Dubrovnik, Croatia)]  
Materiale a stampa
Lo trovi qui: New York University
Integrated circuit and system design : power and timing modeling, optimization and simulation : 22nd International Workshop, PATMOS 2012, Newcastle upon Tyne, UK, September 4-6, 2012, Revised selected papers / José L. Ayala, Delong Shang, Alex Yakovlev (eds.).
Integrated circuit and system design : power and timing modeling, optimization and simulation : 22nd International Workshop, PATMOS 2012, Newcastle upon Tyne, UK, September 4-6, 2012, Revised selected papers / José L. Ayala, Delong Shang, Alex Yakovlev (eds.).
Creatore [PATMOS (Workshop) (22nd : 2012 : Newcastle upon Tyne, England)]
Estensione 1 online resource.
Disciplina 621.3815
Accesso persona Ayala, Jose L.
Shang, Delong
Yakovlev, Alex
Genere/Forma Congresses
Electronic books
Conference papers and proceedings
Soggetto non controllato Computer science
Logic design
Computer Communication Networks
Computer system performance
Computer simulation
System Performance and Evaluation
Simulation and Modeling
Programming Languages, Compilers, Interpreters
ISBN 9783642361579
3642361579
3642361560
9783642361562
Classificazione 53.57
Formato Materiale a stampa
Livello bibliografico Monografia
Lingua di pubblicazione eng
Nota di contenuto Sleep-Transistor Based Power-Gating Tradeoff Analyses / Sven Rosinger, Wolfgang Nebel -- Modelling and Analysis of Manufacturing Variability Effects from Process to Architectural Level / Chenxi Ni, Ziyad Al Tarawneh, Gordon Russell -- Non-invasive Power Simulation at System-Level with SystemC / Daniel Lorenz, Philipp A. Hartmann -- A Standard Cell Optimization Method for Near-Threshold Voltage Operations / Masahiro Kondo, Shinichi Nishizawa -- An Extended Metastability Simulation Method for Synchronizer Characterization / Salomon Beer, Ran Ginosar -- Phase Space Based NBTI Model / Reef Eilers, Malte Metzdorf, Sven Rosinger -- Fast Propagation of Hamming and Signal Distances for Register-Transfer Level Datapaths / Axel Reimer, Lars Kosmann, Daniel Lorenz -- Noise Margin Based Library Optimization Considering Variability in Sub-threshold / Tobias Gemmeke, Maryam Ashouei.
TCP Window Based DVFS for Low Power Network Controller SoC / Eyal-Itzhak Nave, Ran Ginosar -- Adaptive Synchronization for DVFS Applications / Ghaith Tarawneh, Alex Yakovlev -- Muller C-Element Metastability Containment / Thomas Polzer, Andreas Steininger -- Low Power Implementation of Trivium Stream Cipher / J.M. Mora-Gutiérrez -- A Generic Architecture for Robust Asynchronous Communication Links / Jakob Lechner, Robert Najvirt -- Direct Statistical Simulation of Timing Properties in Sequential Circuits / Javier Rodríguez, Qin Tang, Amir Zjajo -- PVTA Tolerant Self-adaptive Clock Generation Architecture / Jordi Pérez-Puigdemont, Antonio Calomarde -- On-Chip NBTI and PBTI Tracking through an All-Digital Aging Monitor Architecture / Hossein Karimiyan Alidash, Andrea Calimera -- Two-Phase MOBILE Interconnection Schemes for Ultra-Grain Pipeline Applications / Juan Núñez, María J. Avedillo.
Design of a 150 mV Supply, 2 MIPS, 90nm CMOS, Ultra-Low-Power Microprocessor / Pieter Weckx, Nele Reynders -- Run-Time Measurement of Harvested Energy for Autarkic Sensor Operation / Dimitris Bekiaris, Ioannis Kosmadakis -- Low-Power Delay Sensors on FPGAs / Panagiotis Sakellariou, Vassilis Paliouras -- Observability Conditions and Automatic Operand-Isolation in High-Throughput Asynchronous Pipelines / Arash Saifhashemi, Peter A. Beerel -- Dynamic Power Management of a Computer with Self Power-Managed Components / Maryam Triki, Yanzhi Wang, Ahmed C. Ammari -- Network Time Synchronization: A Full Hardware Approach / Jorge Juan, Julian Viejo, Manuel J. Bellido -- Case Studies of Logical Computation on Stochastic Bit Streams / Peng Li, Weikang Qian, David J. Lilja -- dRail: A Novel Physical Layout Methodology for Power Gated Circuits / Jatin N. Mistry, John Biggs, James Myers.
Record Nr. NYU-004389917
[PATMOS (Workshop) (22nd : 2012 : Newcastle upon Tyne, England)]  
Materiale a stampa
Lo trovi qui: New York University
Formal aspects of component software : 9th International Symposium, FACS 2012, Mountain View, CA, USA, September 12-14, 2012. Revised selected papers / edited by Corina S. Păsă̆reanu, Gwen Salaün
Formal aspects of component software : 9th International Symposium, FACS 2012, Mountain View, CA, USA, September 12-14, 2012. Revised selected papers / edited by Corina S. Păsă̆reanu, Gwen Salaün
Creatore [FACS (Symposium) (9th : 2012 : Mountain View, Calif.)]
Estensione 1 online resource.
Disciplina 004.01/51
Accesso persona Păsăreanu, Corina S.
Salaün, G. (Gwen)
Genere/Forma Congresses
Electronic books
Conference papers and proceedings
Soggetto non controllato Computer science
Software engineering
Logic design
Information Systems
Mathematical Logic and Formal Languages
Logics and Meanings of Programs
Programming Languages, Compilers, Interpreters
Programming Techniques
ISBN 9783642358616
3642358616
3642358608
9783642358609
Classificazione 54.52
Formato Materiale a stampa
Livello bibliografico Monografia
Lingua di pubblicazione eng
Nota di contenuto Formal Patterns for Multi-rate Distributed Real-Time Systems / Kyungmin Bae, José Meseguer, Peter Csaba Ölveczky -- Component Interfaces with Contracts on Ports / Sebastian Bauer, Rolf Hennicker, Axel Legay -- Avoiding Diamonds in Desynchronization / Harsh Beohar, Pieter J.L. Cuijpers -- The Tale of SOLOIST: A Specification Language for Service Compositions Interactions / Domenico Bianculli, Carlo Ghezzi -- A Categorical Approach to Structuring and Promoting Z Specifications / Pablo F. Castro, Nazareno Aguirre -- Assume-Guarantee Reasoning for Safe Component Behaviours / Chris Chilton, Bengt Jonsson, Marta Kwiatkowska -- A Petri Net Based Analysis of Deadlocks for Active Objects and Futures / Frank S. de Boer, Mario Bravetti, Immo Grabe -- Run-Time Verification of Black-Box Components Using Behavioral Specifications: An Experience Report on Tool Development / Frank S. de Boer, Stijn de Gouw -- Symbolic Counterexample Generation for Discrete-Time Markov Chains / Nils Jansen, Erika Ábrahám, Barna Zajzon -- Xcd -- Modular, Realizable Software Architectures / Christos Kloukinas, Mert Ozkaya -- LOVER: Light-Weight fOrmal Verification of adaptivE Systems at Run Time / Amir Molzam Sharifloo, Paola Spoletini -- A Calculus for Quality / Hanne Riis Nielson, Flemming Nielson, Roberto Vigo -- Model Checking of Qualitative Sensitivity Preferences to Minimize Credential Disclosure / Zachary J. Oster, Ganesh Ram Santhanam, Samik Basu -- IBOS: A Correct-By-Construction Modular Browser / Ralf Sasse, Samuel T. King, José Meseguer -- Guided Search for Deadlocks in Actor-Based Models / Steinar Hugi Sigurdarson, Marjan Sirjani -- Assumption Generation for Asynchronous Systems by Abstraction Refinement / Qiusong Yang, Edmund M. Clarke, Anvesh Komuravelli.
Record Nr. NYU-004390112
[FACS (Symposium) (9th : 2012 : Mountain View, Calif.)]  
Materiale a stampa
Lo trovi qui: New York University
Finite state machine logic synthesis for complex programmable logic devices / Robert Czerwinski and Dariusz Kania
Finite state machine logic synthesis for complex programmable logic devices / Robert Czerwinski and Dariusz Kania
Creatore [Czerwinski, Robert]
Estensione 1 online resource.
Disciplina 621.39/5
Accesso persona Kania, Dariusz
Genere/Forma Electronic books
Soggetto non controllato Engineering
Logic design
Engineering design
Systems engineering
Circuits and Systems
ISBN 9783642361661
3642361668
1299694543
9781299694545
9783642361654
Formato Materiale a stampa
Livello bibliografico Monografia
Lingua di pubblicazione eng
Nota di contenuto Introduction -- Definitions and Basic Properties -- Synthesis of FSMs -- State Assignment Algorithms -- Area Optimization Based on Graphs of Outputs -- Speed Optimization Using Tri-state Output Buffers -- Complex Strategies for FSMs -- Experiments -- Conclusions.
Record Nr. NYU-004390150
[Czerwinski, Robert]  
Materiale a stampa
Lo trovi qui: New York University
Theory and applications of models of computation : 10th International Conference, TAMC 2013, Hong Kong, China, May 20-22, 2013 : proceedings / T-H. Hubert Chan, Lap Chi Lau, Luca Trevisan (eds.).
Theory and applications of models of computation : 10th International Conference, TAMC 2013, Hong Kong, China, May 20-22, 2013 : proceedings / T-H. Hubert Chan, Lap Chi Lau, Luca Trevisan (eds.).
Creatore [TAMC (Conference) (10th : 2013 : Hong Kong, China)]
Estensione 1 online resource (xv, 356 pages) : illustrations.
Disciplina 004.01/51
Accesso persona Chan, Hubert T-H.
Lau, Lap Chi.
Trevisan, Luca
Genere/Forma Electronic books
Conference papers and proceedings
Congresses
Soggetto non controllato Computer science
Data structures (Computer science)
Information theory
Computer software
Logic design
Theory of Computation
Mathematics of Computing
Algorithm Analysis and Problem Complexity
Logics and Meanings of Programs
Data Structures, Cryptology and Information Theory
Mathematical Logic and Formal Languages
ISBN 9783642382369
3642382363
9783642382352
Formato Materiale a stampa
Livello bibliografico Monografia
Lingua di pubblicazione eng
Nota di contenuto Computability -- complexity -- algorithms -- present current research.
Online Scheduling on a CPU-GPU Cluster / Lin Chen, Deshi Ye, Guochuan Zhang -- Throughput Maximization for Speed-Scaling with Agreeable Deadlines / Eric Angel, Evripidis Bampis, Vincent Chau -- Temperature Aware Online Algorithms for Minimizing Flow Time / Martin Birks, Stanley Fung -- Priority Queues and Sorting for Read-Only Data / Tetsuo Asano, Amr Elmasry, Jyrki Katajainen -- (1 + ε)-Distance Oracles for Vertex-Labeled Planar Graphs / Mingfei Li, Chu Chung Christopher Ma -- Group Nearest Neighbor Queries in the L 1 Plane / Hee-Kap Ahn, Sang Won Bae, Wanbin Son -- Modelling the Power Supply Network -- Hardness and Approximation / Alexandru Popa -- Approximation Algorithms for a Combined Facility Location Buy-at-Bulk Network Design Problem / Andreas Bley, S. Mehdi Hashemi -- k-means++ under Approximation Stability / Manu Agarwal, Ragesh Jaiswal, Arindam Pal -- An Exact Algorithm for TSP in Degree-3 Graphs via Circuit Procedure and Amortization on Connectivity Structure / Mingyu Xiao, Hiroshi Nagamochi.
Record Nr. NYU-004637063
[TAMC (Conference) (10th : 2013 : Hong Kong, China)]  
Materiale a stampa
Lo trovi qui: New York University
Lectures on logic and computation : ESSLLI 2010 Copenhagen, Denmark, August 2010, ESSLLI 2011, Ljubljana, Slovenia, August 2011, Selected lecture notes / Nick Bezhanishvili, Valentin Goranko (eds.).
Lectures on logic and computation : ESSLLI 2010 Copenhagen, Denmark, August 2010, ESSLLI 2011, Ljubljana, Slovenia, August 2011, Selected lecture notes / Nick Bezhanishvili, Valentin Goranko (eds.).
Creatore [European Summer School in Logic, Language, and Information (22nd : 2010 : Copenhagen, Denmark)]
Estensione 1 online resource (263 pages) : illustrations.
Disciplina 005.101/5113
Accesso persona Bezhanishvili, Nick
Goranko, Valentin
Accesso convegno European Summer School in Logic, Language, and Information (23rd : 2011 : Ljubljana, Slovenia)
Genere/Forma Electronic books
Conference papers and proceedings
Soggetto non controllato Computer science
Computer software
Logic design
Computational complexity
Artificial intelligence
Logic, Symbolic and mathematical
Logics and Meanings of Programs
Algorithm Analysis and Problem Complexity
Mathematical Logic and Formal Languages
Mathematical Logic and Foundations
Discrete Mathematics in Computer Science
ISBN 9783642314858
3642314856
9783642314841
Formato Materiale a stampa
Livello bibliografico Monografia
Lingua di pubblicazione eng
Nota di contenuto Proof Complexity of Non-classical Logics / Olaf Beyersdorff and Oliver Kutz -- Ten Problems of Deontic Logic and Normative Reasoning in Computer Science / Jan Broersen and Leendert van der Torre -- A Short Introduction to Implicit Computational Complexity / Ugo Dal Lago -- Strategies in Games: A Logic-Automata Study / Sujata Ghosh and R. Ramanujam -- Introduction to Judgment Aggregation / Davide Grossi and Gabriella Pigozzi -- Specification and Verification of Multi-Agent Systems / Wojciech Jamroga and Wojciech Penczek.
Record Nr. NYU-004375805
[European Summer School in Logic, Language, and Information (22nd : 2010 : Copenhagen, Denmark)]  
Materiale a stampa
Lo trovi qui: New York University